Architecture and CAD are closely related issues in FPGA design. Routing architecture design shall optimize routability and facilitate router development; on the other hand, router design shall consider the specific properties of routing architectures to optimize the performance of the router. In this paper, we propose effective and efficient unified matching-based algorithms for array-based FPGA routing and segmentation design. For the segmentation design, we consider the similarity of input routing instances and formulate a net-matching problem to construct the optimal segmentation architecture. For the router design, we present a matching-based timing-driven routing algorithm which can consider a versatile set of routing segments. Experimental results show that our designed segmentations significantly outperform those used in commercially available FPGAs. For example, our designed segmentations achieve, on average, 14.6% and 19.7% improvements in routability, compared with those used in the Lucent Technologies ORCA 2C-series and the Xilinx XC4000E-series FPGAs, respectively.
Introduction
Due to their low prototyping cost, user programmability and short time-tomarket, Field Programmable Gate Arrays (FPGAs) have become a popular choice for ASIC designs. Routing architectures and algorithms play a pivotal role in the implementation of circuits on FPGAs, especially for the large-scale FPGAs in the very deep submicron era [23] . A well-designed architecture could not attain its best performance without a corresponding router that can consider the specific properties of the routing architecture. Therefore, the designs of architectures and CAD tools are inseparable. This paper focuses on the unified design of routing architectures and routing tools for array-based FPGAs. Figure 1 shows a multi-segmented array-based FPGA architecture [18, 27] . A multi-segmented array-based FPGA consists of two-dimensional logic modules and routing resources (see Figure l(a) ). The logic modules, denoted by L, are customized for implementing various logic functions. The logic modules can be connected with the routing resources. The routing resources comprise vertical and horizontal routing channels and their intersection areas. A routing channel is composed of a set of tracks with segments of different lengths. (See Figure l(b) for an example.) The area which a vertical and a horizontal channels intersect is referred to as a switch module, denoted by S. Each side of a switch module is linked with a set of segments. Segments on different sides of a switch module can be joined together through the switch module to form a longer connection.
FPGA Architecture

li2 Previous Work
Seementation desiens for FPGAs have been studied to some deeree in the literaturc [3, 6, 11, 19, 25.24, 291 . Most of the previous work either o k y deals with the segmentation design for row-based FPGAs (Le., channel segmentation design), or just points out their ideas for array-based FPGA segmentation design without providing specific algorithms or implementation. El Gama1 et al. showed that a segmented routing channel can achieve comparable routability through appropriate arrangement of segment lengths. Roy and Mehendale in [24] and Zhu and Wong in [29] used stochastic methods for channel segmentation design. Pedram et al. in [22] later presented an analytical model for the design and analysis of segmented channel architectu e Not much w a d \as been reported for the segmentation design for array-based FPGAs. Zhu et al. observed that segmentation design for an array-based FPGA can be done in two stages-a segmentation design followed by a switch-module construction [28] . Based on the similar idea, Mak employed a decomposition procedure and showed how the two-stage approach can be done [ 191. Chang et al. presented a matching-based algorithm for channel segmentation design and pointed out that the similar idea could be extended to the design for array-based FPGAs [6] . Betz and Rose explored the best routing architectures for multi-segmented array-based FPGAs with the considerations of buffer insertion and switch types [3] .
Many routing algorithms for array-based FPGAs have been reported in the literature, e.g., [l, 2, 4, 5, 7, 9, 10, 14, 15, 16, 20, 251 . Most of these algorithms either consider routability only, without considering timing constraints [ 5 , 7, 201, or just deal with one type of segments [l, 5,7, 14, 16,251 . Research on timing-and routability-driven routing for array-based FPGAs with segments of multiple lengths is still limited. Brown et al. in [15] 
Our Contributions
In this paper, we present unified matching-based algorithms for multisegmented array-based FPGA routing and segmentation design. We extend the approach for the channel segmentation design used in [6] to the array-based segmentation design. We first consider a nef-matching problem and describe a matchingbased algorithm to optimally solve the problem. Using the solution to the problem as a subroutine, we develop an effective matching-based algorithm for array-based FPGA segmentation design. For the multi-segmented array-based FPGA timingdriven routing, we propose a matching-based routing algorithm that can take advantage of the special properties of segmented routing architecture to optimize routablility, timing, or both. Unlike most existing algorithms that route net by net [l, 5 , 7, 10, 14, 20 , 261, our matching-based method, in particular, routes a set ofnefs at a time. Thus, with this more global perspective, our router can utilize various segments more effectively. We first consider delay-bound distribution and redistribution for each net, then formulate a subnet allocation problem for effectively utilizing wire segments for routing under timing constraints, and develop an efficient matching-based approach to solve the problem. Experimental results show that the segmentations constructed by our algorithm significantly outperform those used in commercially available FPGAs. For example, our designed segmentations, on average, achieve 14.6% and 19.7% improvements in routability, compared with those used in the Lucent Technologies ORCA 2C-series and the Xilinx XC4000E-series FPGAs, respectively.
The remainder of this paper is organized as follows. Section 2 formulates the segmentation design and segmented routing problem. Section 3 presents our matching-based algorithm for segmentation design. Section 4 proposes our matching-based approach for timing-driven routing. Finally, experimental results are reported in Section 5.
Problem Formulation
For an Nv x Nh (number of logic modules) array-based segmentation, there The span of subnet i, is from sourcei, to target,, . One subnet overlaps another if two subnets have the same channel number and the spans of the two subnets intersect. One net overlaps another if there exits a subnet in the net overlaps a subnet in the other. A segment covers a subnet if the span of the subnet is within the bounds of the segment, and the segment and the subnet are in the same channel.
A set S of segments covers a routing instance R (i.e., a set of nets) if for each net I in R, there exists a set of consecutive segments in S that cover the net and no segment in the set covers more than one net. Let K be the timing constraint for a net, determined by the maximum number of segments allowed for the critical path in a net. For the K-segment routing, each routing path of a net can use up to K segments. We formulate two closely related problems: one for segmentation design, and one for router design. The Segmentation Design and the 7iming-Driven Routing Problems for Multi-segmented Array-Based FPGAs are formulated as follows:
0 The Segmentation Design Problem: Given a set of routing instances (&,
1 5 x 5 m). a channel width Nt, and a timing constraint K (the maximum number of segments used for the critical path), design an array-based segmentation to maximize the success rate for K-segment routing. 0 The Timing-Driven Routing Problem: Given a multi-segmented arraybased FPGA, a netlist of global routes, and a timing constraint K (the maximum number of segments used for the critical path), determine the detailed routing paths for each net so that the routability is optimized and their timing constraints are satisfied.
Matching-Based Segmentation Design
We first formulate a net matching problem to find a most economical set S of segments which can cover each of given two input routing instances. Then, we apply a weighted bipartite matching algorithm to optimally solve the problem in polynomial time. Using the solution to the problem as a subroutine, we then develop an effective bottom-up matching-based algorithm for array-based FPGA segmentation design for an arbitrary number of input routing instances.
The Net Matching Problem
To formulate the net matching problem, we need to consider the spans of nets in a routing channel to quantify the "similarity" (overlap length) between two nets. Intuitively, it is more economical to design specific segments for nets with greater similarity. Since a net may contain multiple subnets in one channel, we shall first quantify the similarity between two subnets, then between two sequences of subnets in a channel, then between two nets, and finally between two sets of nets.
The overlap length between nets I and J , denoted by o l e n ( I , J ) . If nets I and J are merged, the resulting net, defined as N m e r g e ( I , J ) . Let Z and J be two finite sets of nets.
A net matching M between Z and J is a set of ordered pairs of intersect- Let LengthQ be the total length of all nets in set 1. We formulate the Net The Net Matching Problem: Given two finite sets Z and 9 of nets, find a To solve the Net Matching Problem, we reduce the problem to computing the maximum matching in a weighted bipartite graph. Based on the weighted bipartite matching theory, we can optimally solve the Net Matching Problem in polynomial time. Given two finite sets Z and 9 of nets, a weighted bipartite graph G = ( U , t', E ) can be constructed. For each net I in Z ( J in J), we introduce a vertex uI ( V J ) in the set U ( V ) of vertices. For each pair of overlapping nets, I , J , I E Z and J E 9, connect ui to V J by an edge e i j = (ur, V J ) E E with a weight computed by the weight function * : E + . @ defined as follows:
Then we can apply a maximum weighted bipartite matching algorithm C E , denotes tha total weight of the edges in M a t c h e d ( Z , 9) . We have the following lemma and theorem. Matching Problem described as follows:
matching M such that Length (Union(1, 3) ) is minimized.
* ( e r J ) = olen(1,J). Similar to the work in [6], our design algorithm consists of three stages: (1) the matching-and-merging stage, (2) the tuning stage, and (3) the filling stage. In the matching-and-merging stage, we repeatedly apply the aforementioned weighted bipartite matching algorithm to merge input routing instances and generate a set Z of nets that can cover each of the input routing instances. In the tuning stage, we find a set Z' of nets from 1.1' Z, which can be packed (routed) into channels. In the filling stage, we fill the empty space between each pair of subnets and determine the switch locations in the Nt tracks of each channel to form a set of segments.
The matching-and-merging stage proceeds in a tree-like bottom-up manner. Let ZF be the set of the nets in the final merged routing instance. We have the following theorem.
Theorem 2 ZF covers R,, V I , 1 5 x 5 m.
By Theorem 2, using a set S of segments covering ZF for 1 -segment routing can route all routing instances R I , R2, . . . , Rm, As mentioned earlier, however, there is usually a limitation on the number of tracks Nt in a routing channel. Therefore, it is not always possible to construct channels formed by all the segments in S.
In the tuning and the filling stages, we construct a segmentation architecture from the final merged routing instance ZF channel by channel. First, we apply the basic left-edge algorithm [I71 to route the subnets in each channel. In the tuning stage, we sort the resulting tracks in the non-increasing order of their total lengths occupied by the subnets. The first Nt tracks are chosen for further construction, and the tuning stage is done. In the filling stage, we determine the switch locations on the tracks and fill the empty space between each pair of subnets in each track to form a set of segments. We place a horizontal switch on the position that makes the two resulting segments most balanced in length, if there is an empty space between two subnets on a track.
By Theorem 3, the time complexity of our algorithm is given by O ( m 3 p 3 + m 2 q 2 ) , where m is the number of input routing instances and p (q) is the maximum number of nets (subnets) in an input routing instance. Note that empirically the number of resulting nets per routing instance grows only linearly as the matching-and-merging process proceeds, instead of exponentially in [lg ml steps (p, 2p, 4 p , . . . , a l l 6 ml p ) as shown in the theoretic analysis. 
Matching-Based Timing-Driven Routing
The goal of timing-driven routing is to route all nets in a circuit under the timing constraint. To perform timing-driven routing, we initially determine the delay bound for each subnet so that the timing constraint of each net is satisfied. Then, we formulate a subnet allocation problem to route subnets on wire segments; this problem is solved in polynomial time by a weighted bipartite matching algorithm. By repeatedly applying the solution to the problem as a subroutine, we present an effective matching-based algorithm for the segmented routing problem. Afier a subnet is routed, its remaining delay bound may be redistributed to increasing routing fexibility of other subnets. Thus, we also present a delay-bound redistribution algorithm to optimize the routing.
Delav-Bound Distribution
r: Root of thhe tree T . 1: A longest path rooted at the root of a tree. n~: Number of subnets on a path I ; i.e., the path length of 1.
al (br): Source (Sink) of 1 (i.e., al = T ) .
D,:
Delay bound for the tree rooted at vertex v .
Since the delay bound for a tree is K (0, = K ) , the delay bound of the longest path 1 of the tree is also K .
The delay bound de for the edge e on a path 1 can be computed by Algorithm
Path-Delay-BoundDistribution. We distribute the delay bound 4 of edge e on 1
proportional to the ratio of the edge length to the total length of 1. After edge delay bound for each edge on the longest path is determined, we should compute the delay bounds for trees rooted at the vertices on the longest path, and then record them at the vertices (denoted by D,,) . The delay bound D,, of a vertex v on 1 is the sum of the edge delay bounds from v to b , or equivalently the difference between the delay bound of the longest path and the sum of the edge delay bounds from q to v, [.e.,
e E P ( v , b l ) e E P(aI .v)
where P ( x , y) is the path from vertex I to vertex y. More specifically, we have the following lemma.
Lemma 2 D, = xeEP(v,bl ~ de 2 n P ( , , b , ) for each v on thepath 1.
Algorithm NetDelay-BounbDis~bution for computing the delay bounds for the
We first c nstruct a tree T fo he net y a s descriEed earlier. Tie root r of ? is extractel and asslgned the delay bound K-the timing constraint of net I . Then, for all paths from the root to sinks in T , number of subnets on the paths are computed and sorted in non-increasing order. (If two paths have the same number of subnets, they are sorted according to their lengths.) We repeat the following process to compute the delay bounds for all subnets. The first path 1 is extracted, and the delay bounds for all subnets on 1 is then computed by Algorithm PathDelay-Bound Distribution. After edge delay bounds on 1 are determined, we can compute the delay bound for each path rooted at a vertex on the 1 by Equation (3). The processing for the path 1 is then finished and removed from T , and then we repeat the same process on the resulting tree. By careful analysis, we have the following time complexity. Theorem 4 Algorithm Net-Delay-BoundDistribution runs in O(q lg q ) time for a net I. where q is the number of subnets in I .
bnets of, et I is,descri ed as follow
The Subnet Allocation Problem
A clique is a set of subnets in a channel, and all the subnets in the clique overlap each other. A maximal clique C is a clique in which there exists no subnet i, such that i, C and C U { i z ) forms a new clique. For easier presentation, we use i, and i, to denote two subnets of dtflerent nets throughout the rest of this paper.
A maximum clique is a maximal clique C with the maximum cardinality. Our approach is based on the following observation. If one subnet overlaps another, the two subnets cannot be assigned to the same track. Therefore, subnets in a clique must b allo ate to di erent tracks Before 8etajing tfe subnet allocation process, we shall first define the utilization-timing ratio, UT(&, t), for a subnet routing on a set of consecutive segments in the track t of channel hi,. U, (i,, t ) is used to measure the utilization of occupied segments in the track t by the subnet i , as follows:
where l e n ( i , ) and l e n ( s , ) are the respective lengths of the subnet i , and the segment s,, where s,, 1 5 y 5 k, is a segment occupied by the subnet i , in the track t of channel hi,, k is the number of segments used, and a is a user's specified parameter. If routability is the only concern, a is set to zero and G ( L , t ) becomes a pure segmentation utilization ratio. On the other hand, a is set to a positive real number for simultaneous routability and timing optimization. The subnet 6 is routable on the track t if all segments ry, 1 5 y 5 k, in the track tare not used by other net; it is unroutable, otherwise.
A subnet allocation A4 between a clique C of subnets and a set H of tracks in a channel is a set of ordered pairs of routing results (ii, ti),
where A = { i l , i z , . . ., il) and B = { t i , t z , . . .,ti) are a set of subnets and a set of tracks from C and H , respectively. The total ratio of subnets in C routed on the tracks in H , defined as Ratio(C, H ) , is computed as follows:
We define the Subnet Allocation Pmblem as follows:
The Subnet Allocation Problem: Given a clique C of subnets and a set H of tracks in a channel, find an allocation A4 such that Ratio(C, H ) is
In this subsection, we shall first discuss the delay bound allocation for each subnet and then for each net. We use a tree to represent a net (global route) I (could be a two-or multi-terminal net). For each terminal or each junction of subnets, we introduce a vertex v. For each subnet i , of net I , we introduce an edge e,. The delay bound of the edge e, (i.e., the maximum number of segments allowed to be used by a subnet) is denoted by 4,. We will use i, and e , interchangeably in the rest of the paper. We need the following notations to explain our procedures: T : A routing tree representing a net.
maximized.
We can solve the Subnet Allocation Problem in polynomial time based on a weighted bipartite matching algorithm. Given two finite sets C of subnets and H of tracks in a channel, we construct a weighted bipartite graph G = (U, V, E ) as follows. For each subnet i, in C and each track t in H , we introduce a vertex ui, (vi) in the set U ( V ) of vertices. If a subnet i, is routable on a track t (C E C and t E H ) , connect to vt by an edge e;, ,t = (ui=, vt) E E with a weight computed by the weight function @ : E --t %+ defined as follows:
@ ( e i , , t ) = ur(G,t).
A matching M of a graph G = (U, V, E) is a subset of the edges with the propem 
Delay-Bound Redistribution
A subnet is relaxable if its delay bound is greater than the number of segments consumed by the subnet. To systematically reallocate the remaining delay bound of a relaxable subnet to unrouted subnets to increase routing flexibility without violating the timing constraint of a net, we propose the Delay Bound Distribution algorithm.
The Matching-Based Timing-Driven Routing Algor,ithm
Our timing-driven routing algorithm consists of two stages: (I) the distributing stage and (2) the allocating-and-redistributing stage. In the distributing stage, we determine the delay bound for each subnet to satisfy the timing constraint. In the allocating-and-redistributing stage, we repeatedly find a maximum clique and apply the the aforementioned weighted bipartite matching alogrithm to route subnets to tracks; the delay bounds of unrouted subnets may be redistributed after a maximum clique (a set of subnets) is routed into the track.
Given a routing instance with p nets, we determine the delay bounds for all subnets by applying Algorithm NetDelay-BoundDistribution described in Subsection 4.1, Then, subnets belonging to the same channel are extracted for further processing in the next stage. We shall process "critical" channels first. Therefore, those nets in the channel with higher density should be routed first than those in the channel with lower density. We compute the densities Den [l\E] 's of all channels to determine the routing ordering of channels. In each iteration of the while loop, an unprocessed channel with the highest density is extracted, and we repeatedly extract the maximum clique C from the remaining subnets in the channel and find the maximum matching between the subnets in C and the tracks in H by applying the aforementioned weighted bipartite matching algorithm. After all subnets in C are routed into the tracks, we should redistribute the remainivg delay bounds to unrouted subnets for those relaxable subnets.
Note that finding the maximum clique in a given interval graph (which corresponds to the subnets in an FPGA routing channel) can be solved in O(q lg q ) time, where q is the number of intervals (subnets) in the graph [12] . Also, the number of subnets in a clique cannot exceed the number of tracks in a routing channel. Therefore, the aforementioned weighted bipartite matching can be solved in O ( $ ) time, where N," is the number of tracks in a channel. We have the following theorem. Theorem 6 Algorithm Matching-BasehRouter runs in 0 ( N t 3 LN,) time, where Nt is the number of tracks in a channel, L is the length of channel, and l\E is the number of channels in a multi-segmented array-based FPGA.
Experimental Results
We implemented our segmentation design and timingdriven routing algorithms in the C t t programming language on a PC with a Pentium II 266 microprocessor and 128 MB RAM. The weighted bipartite matching code was adopted from the public LEDA package. The routability of the segmentation architectures designed by our algorithm was compared with that of the Lucent Technologies ORCA 2C-series Manhattan distances based on the discrete, geometric, normal, and Poisson distribuitons, represented by "D", We", "No", and "Po", respectively. We then routed each pin instance by the global router used in [7] . For the purpose of fair comparisons, we constructed two segmentation architectures, one with 18 tracks per channel (N = 18) and one with 20 tracks ( N = 20)
per channel for comparison with the respective XC4000E-series and ORCA 2C-series architectures, based on eight new sets of routing instances generated by the aforementioned procedure (each set with 100 routing instances and each instance with 40LL700 routes). We then routed the 800 instances by the timing-driven router presented in this paper on our designed, the XC4000E-series, and the ORCA 2C-series architectures. Tables 1 and 2 list the comparisons for routing success rates between our designed and the XC4000E-series architectures and between our designed and the ORCA 2C-series ones, respectively. The results shows that our design, on average, outperforms the XC4000E-series (ORCA 2C-series) architecture by 14.8% and 22.6% (9.5% and 15.6%) improvements for 5-and 8-segment routing, respectively. Both of our routing and segmentation design algorithms are quite efficient. The run time for routing an instance with 400-700 routes ranged from 1.9 sec to 3.8 sec, and those for designing a segmentation architecture ranged from 152 sec (Distribution: Ge2; N = 18) to 415 sec (Distribution: Nq; N = 20).
Conclusion
In this paper, we have proposed unified matching-based algorithms for arraybased FPGA segmentation and routing design. Experimental results have shown that the unified approaches are very efficient and lead to segmentation architectures with significantly higher routability than industrial ones. More importantly, our work provides an insight into the unified design of architecture and CAD for FPGAs.
